17 ott - Parma
VisLab (an Ambarella Inc.
VisLab (an Ambarella Inc.
Si assicuri di leggere attentamente le informazioni relative a questa possibilità prima di inviare la sua candidatura.
company) in Parma, Italy seeks a Sr.
ASIC Design Engineer to develop micro‑architecture for a next‑gen computer vision processor and implement modules in Verilog/SystemVerilog for SOCs.
You will optimize timing, area and power while advancing front‑end methodologies and tool flows. xjncmbx
The role requires a Master’s in Electrical Engineering and 0–4 years of relevant experience with strong HDL skills and scripting ability in Python or Perl.
#J-18808-Ljbffr
18 ott - Trieste
Edison
18 ott - Sessa Aurunca
Twins
18 ott - Lodi
Agm Solutions
18 ott - Bologna
Vertiv Holdings