Lead Digital Design Architect - High-Speed IPs & Signoff

17 ott - Cascina Priora
Infineon Technologies

Infineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up.

You will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence.

The role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes.

#J-18808-Ljbffr

AUTISTI DI TRATTORI STRADALI / SEMIRIMORCHI (PATENTI CE+CQC)

19 ott - Domodossola
work agency italy

AUTISTI DI TRATTORI STRADALI / SEMIRIMORCHI (PATENTI CE+CQC)

19 ott - Verona
work agency italy

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead digital design architect - high-speed ips & signoff / cascina priora

Consulente Commerciale Fotovoltaico – Crescita

19 ott - Belluno
Helplavoro

Autista Weekendista

19 ott - Cornate d'Adda
Deliveroo