20 ott - Italia
Nokia
Nokia seeks an experienced ASIC physical design engineer to implement floorplanning, place & route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows. xlwpduy
Tutti i potenziali candidati sono invitati a leggere con attenzione i seguenti dettagli prima di inviare la propria candidatura.
This role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools.
#J-18808-Ljbffr
21 ott - Verona
Brambles
21 ott - Chieti
Salesforce: The #1 AI CRM
21 ott - Torino
Ntt Data
21 ott - Verona
Capgemini