20 ott - Parma
VisLab (an Ambarella Inc.
VisLab (an Ambarella Inc.
Si assicuri di leggere attentamente le informazioni relative a questa possibilità prima di inviare la sua candidatura.
company) in Parma, Italy seeks a Sr.
ASIC Design Engineer to develop micro‑architecture for a next‑gen computer vision processor and implement modules in Verilog/SystemVerilog for SOCs.
You will optimize timing, area and power while advancing front‑end methodologies and tool flows. xysqume The role requires a Master’s in Electrical Engineering and 0–4 years of relevant experience with strong HDL skills and scripting ability in Python or Perl.
21 ott - Verona
Brambles
21 ott - Chieti
Salesforce: The #1 AI CRM
21 ott - Torino
Ntt Data
21 ott - Verona
Capgemini