Principal HS Digital Design Engineer (d/m/f)
Pubblicato il 20-10-2026 - Appcast in Pavia
Le interessa questa possibilità? Si candidi in fretta, è previsto un elevato volume di candidature. Scorra verso il basso per leggere la descrizione completa. Your tasks
Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products
Define digital subsystem architectures
Lead RTL development and integration
Drive design reviews and quality standards
Support verification and implementation teams
Mentor design engineers
Who we are looking for
MSc or PhD in Electrical Engineering
10+ years digital IC design experience
RTL design (Verilog/SystemVerilog)
High-speed digital IC design experience for communication or mixed-signal SoC products is required; knowledge of high-speed interfaces such as UCIe,
PCIe or similar protocols is an advantage
Interface protocols and clock-domain crossing
Synthesis and timing analysis
Advanced CMOS node experience, including FinFET and/or FD-SOI, is required ams OSRAM is an Equal Employment Opportunity Employer. Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. xdwybme All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities.