SoC Physical Design Engineer for Next-Gen ASICs

Vedi l’offerta su Go Lavoro: golavoro.it/annuncio-lavoro/8jnkf3

Nokia in Umbria, Italy seeks a SoC Physical Design Engineer to drive floorplanning, placement, routing and timing closure for 3/5/7nm ASICs. You will optimize power, performance and area within a hardware/RTL team, translating designs into silicon and advancing PD methodologies.
Verifichi che le sue competenze e la sua esperienza corrispondano ai requisiti di questo ruolo, quindi si candidi con il suo CV qui sotto.
Collaborate with RTL designers, run IV/DT verifications, and develop automation xysqume scripts using TCL/Python to streamline Synthesis through GDSII for multi-project IPs.
#J-18808-Ljbffr

Vedi l’offerta su Go Lavoro: golavoro.it/annuncio-lavoro/8jnkf3