Principal hs digital design engineer (d/m/f)

25 ott - Pavia
Ams Italy

P sectionh3Your tasks /h3 p ul liTechnical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products /li liDefine digital subsystem architectures /li liLead RTL development and integration /li liDrive design reviews and quality standards /li liSupport verification and implementation teams /li liMentor design engineers /li /ul /p /sectionsectionh3Who we are looking for /h3 p ul liMSc or PhD in Electrical Engineering /li li10+ years digital IC design experience /li liRTL design (Verilog/SystemVerilog) /li liHigh-speed digital IC design experience for communication or mixed-signal SoC products is required; knowledge of high-speed interfaces such as UCIe,



PCIe or similar protocols is an advantage /li liInterface protocols and clock-domain crossing /li liSynthesis and timing analysis /li liAdvanced CMOS node experience, including FinFET and/or FD-SOI, is required /li /ul /p /sectionsectionams OSRAM is an Equal Employment Opportunity Employer. Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities. /section /p

Veterinary Leader for Doctors in Italy Fellowship Program

26 ott - Perugia
Federation of Veterinarians of Europe

Senior Business Developer (m/w/d) Photovoltaik oder Battery Storage / Joobz

26 ott - Caldaro
Kreatif Multimedia

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per principal hs digital design engineer (d/m/f) / pavia

Pediatra Ospedaliero — Turni 3, Contratto Indeterminato

26 ott - Como
Michael Page International Italia

Approvisionneur SAP

26 ott - Messina
Webuild