25 ott - La Spezia
Nokia
Nokia seeks an experienced ASIC physical design engineer to implement floorplanning, place & route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows.
This role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools.
25 ott - Milano
Schneider Electric
25 ott - Modena
Synergie Italia
25 ott - Turbigo
I AM
25 ott - Firenze
Burberry