Principal HS Digital Design Engineer (d/m/f)

26 ott - Pavia
Appcast

Si candidi in fretta, è previsto un elevato volume di candidature. Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products

Drive design reviews and quality standards

Support verification and implementation teams

Mentor design engineers

MSc or PhD in Electrical Engineering

~10+ years digital IC design experience

~ RTL design (Verilog/SystemVerilog)

~ High-speed digital IC design experience for communication or mixed-signal SoC products is required; Synthesis and timing analysis

~ Advanced CMOS node experience, including FinFET and/or FD-SOI, is required

Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. xrdbqlu All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities.

Facchino - Hotel 5 Stelle Lusso - €20.000 - €23.000 All'Anno

27 ott - Milano
Adecco

MAGAZZINIERE/A ADDETTO/A ALLA LOGISTICA (RIF. offerta: 88899)

27 ott - San Michele al Tagliamento
During S.p.A. Filiale di Pordenone (PN)

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per principal hs digital design engineer (d/m/f) / pavia

OPERAIO/A GENERICO/A CAT PROT/99

27 ott - Rivignano
Lavoropiù

Operatore/operatrice fiscale

27 ott - Italia
Adecco