26 ott - Cascina
Fondazione Chips-IT
FONDAZIONE CHIPS-IT seeks a CAD & EDA Flow Engineer to manage and optimize the EDA infrastructure for advanced SoC design up to tape-out.
You will liaise with Cadence, Synopsys and Siemens, install and maintain PDKs across digital, analog and RF workflows, and support foundries for DRC/LVS and tape-out readiness. The role is based in Italy, with options between Pavia and Bologna.
You will also create internal trainings and documentation to accelerate design teams and evolve design flows.
#J-18808-Ljbffr
28 ott - Città Metropolitana di Torino
Adecco Talent Attraction
28 ott - Casalgrande
AXL S.p.A. Genova Business Unit
28 ott - Gravina in Puglia
IMPIANTISTICA LEONE
28 ott - Parma
TURNER & TOWNSEND PRIVATE