Senior ASIC Design Engineer

27 ott - Emilia-Romagna
VisLab (an Ambarella Inc.

VisLab, an Ambarella Inc. company, in Parma, Italy, seeks a Sr. ASIC Design Engineer to develop micro-architecture for a next-generation computer vision processor and to implement Verilog/SystemVerilog modules for cutting-edge SOCs.

The ideal candidate holds a Master’s in Electrical Engineering with up to 4 years of experience and has a strong background in VLSI/ASIC design, design verification, and scripting (Python/Perl). Knowledge in image/video processing and ML is a plus.

Maintenance Engineer

28 ott - Caronno Pertusella
Maw

HealthcareB Lead Gen

28 ott - Milano
TeiaCare & Ancelia: AI for Care Homes

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per senior asic design engineer / emilia-romagna

Rome Area Manager

28 ott - Frosinone
Amazon

Public Procurement

28 ott - Pavia
Fine Foods & Pharmaceuticals N.T.M.