28 ott - Località Vignazza
Fondazione Chips-IT
FONDAZIONE CHIPS-IT seeks a CAD & EDA Flow Engineer to manage and optimize the EDA infrastructure for advanced SoC design up to tape-out.
You will liaise with Cadence, Synopsys and Siemens, install and maintain PDKs across digital, analog and RF workflows, and support foundries for DRC/LVS and tape-out readiness. The role is based in Italy, with options between Pavia and Bologna.
You will also create internal trainings and documentation to accelerate design teams and evolve design flows.
#J-18808-Ljbffr
31 ott - Roma
Samsic HR Italia
31 ott - Milano
tangoo
31 ott - Stezzano
Randstad
31 ott - Pescara
OLTRE Formazione | PEOPLE STRATEGY