Senior ASIC Design Engineer

28 ott - Bologna
VisLab (an Ambarella Inc.

VisLab, an Ambarella Inc. company, in Parma, Italy, seeks a Sr. ASIC Design Engineer to develop micro-architecture for a next-generation computer vision processor and to implement Verilog/SystemVerilog modules for cutting-edge SOCs.
The ideal candidate holds a Master’s in Electrical Engineering with up to 4 years of experience and has a strong background in VLSI/ASIC design, design verification, and scripting (Python/Perl). Knowledge in image/video processing and ML is a plus.
#J-18808-Ljbffr

ADDETTA/O ALLE PULIZIE

29 ott - Stezzano
Nessun nome

BARISTA / BANCONISTA

29 ott - Bari
Società riconosciuta

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per senior asic design engineer / bologna

ADETTO/A SALA VLT & SLOT

29 ott - Bari
Società riconosciuta

Promoter PART TIME - C.c. l'Aquilone (AQ)

29 ott - L'Aquila
Gruppo importante