Principal HS Digital Design Engineer (d/m/f)

28 ott - Pavia
Appcast

Si candidi in fretta, è previsto un elevato volume di candidature. Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products
Drive design reviews and quality standards
Support verification and implementation teams
Mentor design engineers
MSc or PhD in Electrical Engineering
~10+ years digital IC design experience
~ RTL design (Verilog/SystemVerilog)
~ High-speed digital IC design experience for communication or mixed-signal SoC products is required; Synthesis and timing analysis
~ Advanced CMOS node experience, including FinFET and/or FD-SOI, is required
Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. xrdbqlu All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities.

Remote Backend Engineer for AI Agent Systems

29 ott - Milano
Outlier

Addetto/a alle vendite

29 ott - Vanzaghello
ACTION

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per principal hs digital design engineer (d/m/f) / pavia

Remote AI Agent Engineer — Freelance, Flexible Schedule

29 ott - Genova
Outlier

Promoter in Parafarmacia: Promozione Integratori Memoria

29 ott - Vicenza
Ottosunove