27 ott - Emilia-Romagna
VisLab (an Ambarella Inc.
VisLab, an Ambarella Inc.Possiede le qualifiche e le competenze giuste per questo lavoro?
Lo scopra qui sotto e invii la sua candidatura per essere preso/a in considerazione.company, in Parma, Italy, seeks a Sr.ASIC Design Engineer to develop micro-architecture for a next-generation computer vision processor and to implement Verilog/SystemVerilog modules for cutting-edge SOCs.The ideal candidate holds a Master's in Electrical Engineering with up to 4 years of experience and has a strong background in VLSI/ASIC design, design verification, and scripting (Python/Perl).
xysqume Knowledge in image/video processing and ML is a plus.
#J-*****-Ljbffr