Principal Hs Digital Design Engineer

Pubblicato il 31-10-2026 · Appcast · Roma

Le interessa questa occasione? Si candidi in fretta, è previsto un elevato volume di candidature. Scorra verso il basso per leggere la descrizione completa.Your tasks
Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products
Define digital subsystem architectures
Lead RTL development and integration
Drive design reviews and quality standards
Support verification and implementation
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.