Senior CMOS Analog/Mixed-Signal Designer — NVM Memory IP

Pubblicato il 31-10-2026 · Ferroelectric Memory · Agrate Brianza

pFerroelectric Memory GmbH (FMC) seeks an experienced IC Design Engineer with strong CMOS analog/mixed-signal design expertise and a focus on emerging NVM devices based on hafnium oxide technology. You will collaborate with international teams in Milan or Dresden to translate memory concepts into robust silicon. /ppApplicants should have hands-on Cadence/Verilog experience, proficiency in C and Verilog, and a solid background in analog/mixed-signal CMOS design. /p #J-18808-Ljbffr
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.