High-Speed Serdes & Phy Validation Engineer

Pubblicato il 31-10-2026 · Xsight Labs · San Michele All'adige

Xsight Labs is seeking a motivated SerDes & High-Speed PHY Validation Engineer to join our connectivity validation team and contribute to next-generation Ethernet networking solutions for AI and data center applications.Scorra verso il basso per una panoramica approfondita di questo lavoro e dei requisiti per i candidati. Invii la sua candidatura facendo clic sul pulsante "Candidati".You will validate 112G PAM4 and future 224G PHY architectures, perform eye-diagram, BER, and jitter analyses, xysqume and collaborate with SI/PI, design and system teams to deliver robust lab-tested products.#J-18808-Ljbffr
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.