Digital Design Intern: Low-Power PMIC & VSM Focus

Pubblicato il 01-11-2026 · Analog Devices · Assago

Analog Devices, Inc. in Milan is seeking an Intern to be trained as Digital Design Engineer for PMIC-related low IQ solutions. You will interact with a cross-functional team on RTL, verification, low power design, and lab-level measurements in a hands-on internship at the Milan Design Centre.

The program includes practical training in Verilog/SystemVerilog, linting, synthesis, timing analysis, and testability, with strong emphasis on collaboration and professional growth.

#J-18808-Ljbffr
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.