Senior Digital IC Design Engineer (RTL/Verilog)

Pubblicato il 04-11-2026 · Nxp Semiconductors · Catania

NXP Semiconductors in Italy (Catania) is seeking a Master’s-level IC design engineer to develop digital sub-circuits for SOCs using Verilog/SystemVerilog, RTL techniques and advanced verification.

Consulti la panoramica del ruolo qui sotto. Se è protetto/a di possedere le giuste competenze ed esperienze, si candidi oggi stesso.

You will collaborate with analog, mixed-signal and software teams to optimize interfaces, perform design verification, xjncmbx participate in post-silicon validation and contribute to high-quality, testable ICs.

#J-18808-Ljbffr
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.