Soc Physical Design Engineer: Floorplanning, Timing

Pubblicato il 06-11-2026 · Nokia · Emilia-Romagna

Nokia seeks an experienced ASIC physical design engineer to implement floorplanning, place & route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows. xrdztoy
Tutti i potenziali candidati sono invitati a leggere con attenzione i seguenti dettagli prima di inviare la propria candidatura.
This role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools.
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.