Principal Verification Engineer
Seeking a Principal Verification Engineer to design and execute verification strategies for integrated circuits, focusing on block-level and SoC-level verification using SystemVerilog, UVM, and formal methods.