Principal Hs Digital Design Engineer (D/M/F)

Pubblicato il 06-11-2026 · Ams Italy · Pavia

Your tasksTechnical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal So C productsDefine digital subsystem architecturesLead RTL development and integrationDrive design reviews and quality standardsSupport verification and implementation teamsMentor design engineersWho we are looking forMSc or Ph D in Electrical Engineering10+ years digital IC design experienceRTL design (Verilog/System Verilog)High-speed digital IC design experience for communication or mixed-signal So C products is required;

knowledge of high-speedinterfaces such as UCIe, PCIe or similar protocols is an advantageInterface protocols and clock-domain crossingSynthesis and timing analysisAdvanced CMOS node experience, including Fin FET and/or FD-SOI, is requiredams OSRAM is an Equal Employment Opportunity Employer. Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities.
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.