Serdes System Architect

Pubblicato il 06-11-2026 · Synopsys · Pavia

Synopsys, Inc. seeks a SerDes system modeling engineer in Pavia, Italy. You will build MATLAB models of SerDes analog and DSP blocks and own system sign-off, driving performance assessments for PCIe/Ethernet interfaces.
You will work closely with analog and digital engineers to close simulation-to-silicon gaps using lab data and validated predictions. The role requires a Master's in Electrical Engineering with MATLAB/C++ proficiency, Linux/Bash, and strong understanding of SerDes architectures,
#J-*-Ljbffr
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.