Master Thesis: Scalable HIL Verification for PMICs

Pubblicato il 14-11-2026 · Infineon · Padova

Infineon Technologies AG is seeking a research-oriented candidate to define and develop a scalable Hardware-in-the-Loop (HIL) methodology for automated PMIC verification. You will contribute to a reusable verification framework and demonstrate PMIC validation under various operating conditions.

The role emphasizes building a behavioral PMIC model, designing scalable tests with analog/digital stimuli, and proving the framework against real device responses.

#J-18808-Ljbffr
Max. 8 MB. Formati Accettati: PDF, RTF, DOC, DOCX, ODT.